applinity

ASIC Engineer, Design Verification

at Meta

Location

Austin, TX

Type

full time

Posted

1 months ago

Tailor your résumé to this role in 30 seconds.

Free account · ATS keyword check · per-job bullet rewrite by Claude.

Tailor my résuméApply on company site

Job description

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps and services like Messenger, Instagram, and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. To apply, click “Apply to Job” online on this web page.

Responsibilities

  • Develop functional tests based on verification test plan.
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
  • Define and implement IP/SoC verification plans, build verifications test benches to block IP/subsystem/SoC level verification and develop functional tests based Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
  • Collaborate with cross-functional teams like Design, Architecture/Modeling, Emulation and Silicon validation teams towards ensuring the highest design quality.

Minimum Qualifications

  • Requires a Bachelor’s degree (or foreign equivalent) in Computer Science, Computer Software, Computer Engineering, Electrical and Computer Engineering, Electronics and Telecommunication Engineering, Applied Sciences, Mathematics, Physics, or related field and 1 year of work experience in the job offered or in a computer-related occupation
  • Requires 1 year of experience in the following:
  • Verilog, System Verilog/UVM methodology or C/C++ based verification
  • Block/IP/sub-system or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Implementing Design Verification infrastructure (Testbench, RAL based register verification, Functional coverage, or Regression setup) and executing the full verification cycle
  • Industry standard Bus Protocols, such as AMBA AXI, AHB, or APB